Abstract-Backend low-k time-dependent dielectric breakdown degrades reliability of circuits with Copper metallization. We present test data and link it to a methodology to evaluate chip lifetime due to low-k time-dependent dielectric breakdown. Other failure mechanisms can be integrated into our methodology. We analyze several layouts using our methodology and present the results to show that the methodology can enable the designer to consider easy design modifications and their impact on lifetime, separate from the design rules.
INTRODUCTION
Copper (Cu) is the choice material for metallization in today's very-large-scale integrated (VLSI) circuits. When Cu metallization is used with materials termed low-k dielectrics, which have a dielectric constant (k) lower than that of Silicon Dioxide (SiO2), the combination is known as Cu/Low-k interconnect. Cu/Low-k interconnects reduce interconnect delays and coupling capacitances. However, these performance advantages are accompanied by drawbacks critical to reliable chip operation and lifetime.
The primary reason of using low-k dielectrics is the reduction in parasitic capacitance in comparison with SiO 2 dielectrics. However, lower-k dielectrics are formed by increasing porosity, at the possible cost of reducing reliability. Moreover, each technology node reduces the interconnect dimensions without always reducing the supply voltage by the same proportion. This results in the backend dielectric in the newer nodes being subjected to higher electric fields than the previous nodes.
Figure 1(a) shows a cross-section of a conventional Cu/Low-k interconnect stack. The dielectric between the interconnect lines is the one that is most vulnerable to breakdown since it is stressed by the highest electric fields and uses material with the lowest dielectric constant. Hence, test structures used to evaluate backend dielectric breakdown are single-layer test structures that stress the dielectric between the lines in the same layer.
The standard approach to assess backend dielectric reliability is by using process data. The typical test structure is a comb structure, as shown in Figure 1 (b) (top view). In testing a comb structure, a voltage difference is applied between the two combs. The current between the combs is monitored to determine the time-to-failure ( ). TF Test structures are stressed at high voltages and high temperatures to accelerate dielectric breakdown and device aging. Appropriate adjustments, and extrapolations, are made to the test results to scale them to actual operation conditions. In addition, corrections are also needed to account for the difference between the vulnerable area of the chip and the test structure. There is no literature on the method to find the vulnerable area for a chip for backend dielectric breakdown, except for the statement that the vulnerable area is "the total length of such [minimum spaced] lines within a product" [1] .
Chip reliability analysis requires techniques to extend the results gathered from small test structures and circuits to large complex chips. Such an endeavor must also be accompanied by solutions to manage and use the deluge of data that comes with analyzing large layouts. The physics describing IC failure mechanisms both in the front-end and in the backend has matured as a result of years of refinement to existing theories. However, the extension of these models to large and complex circuits has not proven to be straightforward and is complex.
The purpose of this paper is to present a methodology to assess chip lifetimes based on low-k TDDB chip lifetimes, by developing the link between data collected from test structures and the chip. We demonstrate the feasibility of our methodology by presenting results from a simulator based on the proposed methodology. Our methodology includes all layers of a chip, which can have different vulnerable areas.
The ultimate purpose of our work is to introduce backend dielectric reliability in design. The onus of meeting this end falls on the designers, if the reliability concerns and the accurate estimation of chip lifetimes can be conveyed to the designer in a designer-friendly manner. Designers ensure reliability, often inadvertently, by strictly adhering to design rules that assume worst case scenarios. Design rules often do not adapt themselves to the complexity of different circuits and This work has been sponsored by SRC. operating conditions. Instead, design rules are kept general enough to encompass a large number of circuits. A design rule that may be too restrictive for one design can be completely unrealistic for another design.
As chip complexity increases, designers become less aware of the actual physical functioning of their chip. Similarly, extending the models of the physics of failure to a chip requires the consideration of a myriad of factors. The task can be simplified if test results are used incrementally, as proposed in this work.
We start by commenting on the efforts to simulate chip level reliability, followed by laying out the guidelines for our methodology, and consequently the simulator. In section IV, we summarize our test structures and test results. In the following section, we outline our methodology. In section VI, we detail the circuits we have used to run our simulations. In section VII, we study the results from our simulator and present the insights gathered from our results. Section VIII concludes the paper.
II. RELIABILITY SIMULATIONS AND SIMULATORS
The most important reliability concerns for interconnects are electromigration, stress-induced voiding, and TDDB of the backend dielectric [1] . To date, reliability simulators for interconnects have only been developed for electromigration and stress evolution [2] , [3] . Our purpose is to consider an additional wear-out mechanism: backend low-k TDDB that is currently not included in reliability simulators.
A. Modeling system lifetime
It should be noted that circuits wear-out for a variety of reasons, both related to devices and interconnect. All of these wear-out mechanisms happen simultaneously. It is common to describe reliability mechanisms with a Weibull distribution
having two parameters: the characteristic lifetime ( ) η and the shape parameter ( ) β [4] . The characteristic lifetime is the time-to-failure at the 63% probability point, when 63% of the population has failed, and the shape parameter describes the dispersion of the failure rate population. Typically, the shape parameter is close to one. If we have a collection of n independent wear-out mechanisms modeled with Weibull distributions, having parameters, , 1, , i i n η = … , and , 1, , i i n β = … , then the characteristic lifetime of the system, η , i.e. the time when 63% of the population has failed from any mechanism, is the solution of [5]
If the characteristic lifetime of one mechanism is significantly smaller than others, this mechanism will dominate the failure rate. However, in general, it is prudent to consider all major sources of wear-out. Hence, as we scale the dimensions of interconnect and lower the dielectric constant, one should no longer neglect the potential reliability failures due to backend low-k dielectric.
B. TDDB Models
We note that models that describe backend TDDB, although they may have been initially developed for device TDDB, are of the general form [6] , [7] , [8] , [9] ln ,
where A is a constant that depends on the material properties of the dielectric, γ is a field acceleration factor, m is one for the E model [6] , [7] and 1/ 2 m = for the E model [8] , and TF is the time-to-failure. Note that although these models can be generally represented in this form, they are based upon very different physical mechanisms. This representation is only used for modeling.
Time-to-failure is both a function of the electric field and temperature. Equation (3) provides the correction that takes into account the difference in the electric field between use conditions and during accelerated stress test. The temperature dependence is modeled with an Arrhenius relationship [8] ln , C TF B T = − (4) where B and C are constants. Equation (4) provides a correction between chip operating conditions and accelerated stress conditions. There is a concern that stressing at high temperatures can activate failure modes that are not present during use conditions. Hence, stressing at high electric fields is preferred in comparison with testing at high temperatures. Our tests were conducted at 150 o C .
III. GROUND RULES
This work forms an interface among reliability physicists, semiconductor foundry engineers, and designers by suitably partitioning their combined effort, thereby keeping each unburdened with the details of the other's efforts.
Test structures have identified the well known sensitivities of backend dielectric breakdown to area and distance between the lines (electric field in the dielectric) and the less well known sensitivity to metal linewidth. Through our methodology [5] , we link test structure data to the entire product die (chips), by extracting the corresponding "vulnerable areas" for a chip, and we characterize the failure rate for the chip by combining the failure rates due to all "vulnerable areas".
The simulator focuses on chip wear-out due to backend dielectric breakdown. The results can be combined with other wear-out mechanisms via (2).
The simulator combines the test results from test structures that stress different vulnerable areas to determine the failure rate for a chip. In other words, our methodology links chip layout geometries to those on the test structures. We assume that these results can be scaled to use conditions with whatever version of (3) and (4) that is deemed to be appropriate.
The focal point of our work is the mapping between the test structures and the chip. We assume that the conductors in the chip are very similar to the conductors in the test structures and that they have similar geometries. Conductor geometry does impact the data that is collected from the test structures and the models developed from these data. The methods that account for conductor geometry will be noted in the following sections.
IV. TEST STRUCTURE DESIGN AND TEST RESULTS

A. Test structures
We have designed test structures to assess the impact of area and linewidth on Cu/low-k TDDB. The details of the test structures, their design and results, are given in [10] and [11] . The test structure set includes comb structures that vary area, linespace, and linewidth.
The test structures were manufactured with an industrial 45nm dual-damascene process and subjected to accelerated stress tests at 150
o C with electric fields ranging from 0.25 / MV cm to 1.5 / . MV cm Breakdown was considered as the point of onset of leakage current greater than 100 A μ . The sample size was 30 and the Weibull failure rate distribution was used to model the failure population.
B. Test results
Test results indicated a strong impact of area. Die-to-die linewidth variation creates curvature in failure rate distributions. This curvature does not impact η . Hence we extract η and determine β by area scaling. Once these parameters have been determined for the unit area, the relationship between characteristic lifetimes for different areas in known.
Note that LER can also be taken into account when extrapolating failure rates. The impact of LER is considered in [11] .
Lifetime is also impacted by the linewidth on each side of the dielectric segment. We consider linewidth variation when determining η and β for our test structures [10] . Specifically, linewidth can be taken into account by extracting η as a function of linewidth, since β , which is extracted from the area test structures, is assumed to be constant.
Test results showed a strong impact of linewidth on low-k TDDB, even when the vulnerable area and linespace of the dielectric under stress remained constant. If a W is the actual linewidth and d W is the drawn linewidth, then the difference between them is given by .
where a S is the actual linespace and d S is the drawn linespace. This shift arises because of aspect-ratiodependent-etching (ARDE) [12] . During etch a protective compound builds up on the sidewalls of wide trenches, preventing lateral etch. This compound does not build up as much in narrow trenches. Hence, narrow trenches suffer from greater lateral etch near the critical CMP interface. Linespaces
We can use data directly to determine the relationship between the drawn linespace and η through regression.
Our data indicates a difference in linespace as a function of the widths of lines on the right and left as shown in Figure 2 .
If SEM data is available, then Equation (3) 
where S is the linespace and A is the area.
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C. Scaling test results to use conditions
Electric field and temperature can affect the relationship between test conditions and use conditions. The relationship between test conditions and use conditions is given in Equation (3). However, the test structure is stressed with DC stress while the chip dielectrics undergo AC stress. Nonetheless, it should be noted that the backend dielectric TDDB under AC stress does not show any recovery [13] , as observed in bias temperature instability degradation, and lifetime relaxation or healing, as observed in degradation due to electromigration.
In our analysis we assume a signal activity factor of 0.5. It should be noted that segments of the circuit may undergo different signal activity factors. In that case, these sectors should be analyzed separately, before combining them with estimates of lifetime of other sectors. Similarly, segments of the circuit may experience different values of average temperature. These sectors should also be analyzed separately, before combination with estimates of lifetime from other sectors.
V. TDDB CHIP LIFETIME
A. Feature extraction
We determine the vulnerable sites, vulnerable area, in a given layout from the layout features. The vulnerable area is a block of dielectric between the two Copper lines separated by linespace 1 S for length 1 L and having an area 1 1 S L .
The feature that is extracted from layouts is the vulnerable length between two lines i L associated with a linespace , A given layout is analyzed by determining the pairs 
The details of our methodology can be found in [5] . Here we give its gist in the following subsections. 
B. TF for a layer
Since a chip has many different linespacings, we combine failure rates for all linespacings by computing a defect count for each linespacing in the layout. The total defect count for a layer is the sum of all these defect counts. The characteristic lifetime for a layer ( l η ) at the probability point 0.63
C. Chip lifetime The defect density of the chip is computed from the defect densities of the individual layers that are in turn computed by the defect densities of all the linespace groups present within a layer. The chip lifetime ( chip η ) is computed as
Unlike for a single layer, multiple layers of a chip may have different process details. In that case, data would be collected for each layer separately. If β were not common to all layers, then chip η is implicitly defined as
Since we only have data from one layer, we assume that CMP, etching and photolithography impact all the layers in the same way. This assumption is simplistic, and if data from different layers is available, it can be easily incorporated into Equations (7) -(9).
Reliability is adversely affected by linewidth variation and line edge roughness (LER). It has been shown that large scale linewidth variation impacts β [10] , while LER impacts η with little or no impact on β [14] . We consider linewidth variation when determining η and β for our test structures [11] . Any effect of LER is reflected in the characteristic lifetime through t η in equations (7) and (9) [14] , and thus is included in the results.
D. Temperature profile
Including
.
Characteristic lifetimes for the layer and the chip can be calculated using (7) and (9).
E. Overview
We extract pairs ( )
for each layer to determine the vulnerable length associated with each linespace in a layout and then determine the associated .
η We also partition the layout by temperature. For the chip, we determine lifetime from (9) after summing the defects on all the layers.
VI. DETAILS OF THE CIRCUITS
A. Process
The NCSU 45nm technology library was used for our experiments [15] . This process has ten metal layers and the details of relevant features are given in Table 1 . 
B. Circuits
We synthesized the radix-2 pipelined, 256-points and 512-points, Fast Fourier Transform (FFT) HDL source code [16] . The circuit cf_fft_256_8 has 324k gates and 329k nets. The circuit cf_fft_512_8 has 708k gates and 712k nets. Both circuits have precision eight. The names of different instantiations of cf_fft_256_8 and cf_fft_512_8 start with f1 and f2, respectively. The block diagram of the circuit is shown in Figure 6 . Synopsys Design Compiler is used for synthesis [17] . Cadence SoC Encounter is used for placement, clock-tree synthesis, routing, optimization, and RC extraction [18] . Synospys PrimeTime is used for timing analysis [19] . We use seven different instantiations of cf_fft_256_8 and three different instantiations of cf_fft_512_8 .
Our metrics of performance comparison are the number of layers in a circuit and its timing performance. The details of the circuits are given in Table 2 . Table 2 shows the timing performance of each circuit, the total wirelength of each circuit, and the percentage of total wirelength in each layer, referred to as wire density.
Circuits f1_M5, f1_M6, f1_M7, and f1_M8 are used to isolate the impact of the number of layers on reliability. Circuits labeled 'M' use Metal1 to Metal'X' during routing. Using more routing layers tends to result in shorter wirelengths and better timing performance, as shown in Table 2 .
Circuits f1_RT1, f1_RT2, f1_RT3, f2_RT1, f2_RT2, and f2_RT3 are used to analyze the impact of timing performance on reliability. In RT'Y', we optimize timing using buffer insertion and gate sizing. M'X' does not do this. A higher value of 'Y' means more aggressive timing optimization with a higher clock frequency.
All the circuits have been synthesized using the same technology library. Thus the values in Table 1 are consistent across all the instantiated circuits.
C. Vulnerable Area Extraction
We have developed our layout extraction tool using standard object oriented programming languages. The layout extraction flow is shown in Algorithm 1. We explain the flow for horizontal line segments only. Vertical line segments can be handled in a similar way.
We start by reading in line segments for each metal layer from a given layout (ReadLineSegments in Algorithm 1) and by sorting all the horizontal segments in the ascending order of the y-coordinate of the bottom-left corner of the line segments, and the x-coordinate of the bottom-left corner (tie-breaker for equal y-coordinates). A layout may have a large number of line segments. For instance, there are eight million segments in Metal2 of cf_fft_512_8. Hence, a fast sorting algorithm is required. Therefore we use Bucket sort in the ReadLineSegments process in Algorithm 1.
After the reading-in process, we compare two adjacent line segments. If their vertical spacing is less than or equal to the pre-determined maximum line spacing, there exists a vulnerable area surrounded by these two line segment. We 
insert this into our vulnerable area table. After the extraction of a vulnerable area, we apply two post processes (Cut and Adjust in Algorithm 1). In the Cut process, we remove one of the compared line segments from our data structure (LineData), and insert one or two new segment(s) into the data structure. In the Adjust process, we readjust indexes of line segments for the next comparison.
We illustrate our algorithm with the help of an example shown in Figure 7 . In this example, there are three vulnerable segments (between 1 S and 2 , S between 1 S and 3 , S and between 2 S and 3 S ) as shown in Figure 7 (a). We first compare two line segments 1 S and 2 , S and find a vulnerable area. After we store this vulnerable area in our vulnerable area table, we apply the Cut process. In this process, we remove 1 S from LineData, cut the overlapped part from 1 , S create two segments 1_1 (S and 1_ 2 ), S and insert these segments into LineData (sorting is performed during insertion) as shown in Figure 7( Figure   7 (c). In Figure 7 (d), we find a vulnerable area between 2 S and 3 . S We store it and cut 2 . S
D. Runtime
The runtime for the simulator is the sum of the time taken to extract features from the layout and a constant time to evaluate Equations (7) - (9). Complexity of feature extraction and database extraction is ( ) O n , where n is the number of features, since bucket-sort is used. Complexity of extracting statistics from the features is also ( ), O n because we scan the bucket from the bottom most element, and the maximum number of features within a fixed distance from an element is constant. Lifetime is estimated in constant time. Figure 8 shows η for Metal1-Metal6 for the circuits used in the study and the chip according to the E Model.
VII. EFFECT OF LAYOUT ON TDDB RELIABILITY
A. Results based on geometry
B.
Observations η for chips are more pessimistic than η for individual layers, because in calculating characteristic lifetime for the chip we combine the vulnerable areas for all the layers. Figure 8 does not indicate a trend for reliability with respect to timing performance. Figure 9 shows the lack of correlation between timing performance and reliability. Our results show that increasing the number of layers affects reliability marginally, while decreasing wirelengths increases reliability, as shown in Figure 9 .
1) Number of layers
Using more metal layers generally results in a decrease in routing congestion and reduces the need for long detours to avoid routing congestion. This leads to less coupling capacitances between wires, which results in a decrease in the critical path delay. Since a router can spread out wires in several metal layers, we expect this to improve reliability. critical path delay. Since a router can spread out wires in several metal layers, we expect this to improve reliability.
As expected, the critical path delay decreases as we increase the number of metal layers. However, as shown in Figure 8 , reliability increases only marginally as the number of layers increases, and the layer most critical to lifetime remains the one with the highest wire density. This change of reliability as a function of the number of layers, or lack thereof, can be expected because even though the number of layers increases from five to eight, the percentage of total wirelength in the additional layers is less than 6%. Moreover, a large percentage of the wirelength still remains in a single layer, Metal3. Metal3 has mid-distance interconnects performing vital operations and it is highly unlikely that any optimization would cause major changes in Metal3. An even distribution of wirelengths can lead to an increase in lifetime This will the topic of future research. Figure 10 shows the characteristic lifetime for each layer of f1_M5,η for the critical linespace, and the linespace group with the smallest η according to (6) , for the same layer. The critical linespace group is the most frequent linespace in a layout. It is not necessarily the smallest linespace. Figure 7 . Extraction of vulnerable area (a) at the initial step (b) after extracting the vulnerable area between S1 and S2 (c) After extracting the vulnerable area between S1_2 and S3 (d) After extracting the vulnerable area between S2 and S3 (e) Vulnerable area (VA) table: W1 and W2 denote linewidths, S is the linespace, L is the vulnerable length and T is the temperature Figure 10 . η for each layer of f1_M5, the critical linespace group, and for the smallest linespace group in each layer. The critical linespace, along with its percentage, is also given.
2) Critical physical features
All dielectric area in a layer and in the chip falls in some linespace group, determined by its immediate neighbors.
According to (7), η for a layer is dominated by the η of the critical linespace group, i.e. the most frequent linespace group. Figure 10 shows the percentage of dielectric area formed by the critical linespace group. A way to increase η for layers with a critical linespace greater than the smallest linespace is to redistribute linewidths. We could optimize this distribution for reliability If we were to estimate the characteristic lifetime based on the most frequent (critical) linespacing alone, we only need to determine the area for this single linespace in each layer. Such an approach is simplistic. However, Figure 10 shows that lifetime estimates based on the critical linespace group are reasonably accurate. Table 1 . Consider Metal2 in f1_M5, the smallest linespace in Metal2 is 70nm, but the linespace dominating the characteristic lifetime , , η for this particular layer is 120nm for both the E Model and the E Model. Forty different linespaces are present throughout the layer, with the minimum being 70nm and the maximum being 252.5nm. However, 73% of the dielectric segments in this layer have a linespace of 120nm, with only 0.11% of dielectric segments having a linespace of 70nm between them. Therefore, we cannot just consider the smallest linespace group, as suggested in [1] , when the layout is dominated by a linespace group other than the minimum linespace. Such an approach leads to lifetimes that are optimistic by orders of magnitude.
3) Wire density
Figures 11 shows that there is a strong correlation between wire density, the proportion of total wirelength in a layer, and l η , with layers having the highest wire density dominating l η in (8) . This result is expected because of the nature of the breakdown mechanism. Higher wire coverage is achieved by closely packing the metal lines together, resulting in an increase in E and consequently degrading reliability. Also, as expected, reliability increases with a decrease in wirelength. 
4) Linewidth and Reliability
Linewidth impacts TF by affecting etching [11] and photolithography. As shown by our previous results, η increases as linewidth increases, for a given linespace, because of the interaction of physical design with etching and photolithography [11] . However, we found that increasing the linespace design rule does not improve reliability because the overall dielectric area increases [20] after re-routing .
5) Timing and Reliability
Timing optimization is achieved through buffer insertion, changing gate locations, and gate sizing. In terms of interconnect, densely routed areas raise coupling capacitance issues, which are addressed by ripping-up and re-routing the nets. Wire sizing is another way to obtain timing performance although we did not use it.
Buffer insertion results in an increase in total wirelength, resulting in a decrease in reliability, as apparent from the results. Gate re-placement needs to be managed carefully from the reliability perspective because re-placing gates in a crowded region can result in higher electric fields. If gate sizing is used for timing optimization, then the goals of timing align with those of reliability. Increasing the gate size increases the degrees of freedom for wire-to-pin connections, and this can be taken advantage of to enhance reliability. Rip-up and rerouting are aimed at reducing wiring congestion and coupling capacitance, factors that are also critical to reliability.
Despite all of these factors we did not observe any relationship between timing and reliability, because timing optimization generally uses heuristic algorithms instead of deterministic algorithms.
The results showed a strong correlation between the coverage in a given layer by the critical linespace group and the . TF For instance, for circuits f1_RT1, f1_RT2, and f1_RT3, 99% of the lines in Metal3 are separated by two linespacing groups, 120nm and 310nm. The lifetime is determined by the 120nm linespace group. Interestingly, for the circuits optimized for timing, in every layer 95% of the lines fall into only three linespace groups, and out of these three, more than 50% of linespaces were from the critical linespace group.
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C. Results based on geometry and function
The steady state temperature of a point ( , , ) p x y z = inside a thermal structure can be obtained by solving the heat equation
where k is the thermal conductivity, T is temperature and h S is the volumetric heat source. This model can be implemented by meshing the integrated circuit (IC) structure into thermal cells. To perform the thermal analysis, we start with the layout in DEF or GDSII format from Cadence SoC Encounter [18] and then perform static power analysis, for a given circuit frequency ( ) f and logic cell switching activity
where i C is the loading capacitance of a logic cell, DD V is the supply voltage, and f is the clock frequency of each logic cell. The layout along with the logic cell power dissipation is then used by our analyzer. The analyzer automatically generates the meshed structure for the IC along with the thermal conductivity and the volumetric heat source of each thermal cell. This information is used to perform thermal analysis using ANSYS FLUENT [21] . Figure 12 shows the thermal map, with an activity factor of 0.5, for Metal3 of f2_RT3. 
1) Runtime of thermal simulations
The runtime of thermal analysis consists of the runtime for determining the percentage of material in each thermal cell to determine the thermal conductivity, the volumetric heat sources inside each thermal cell of the meshed structure, and the runtime for solving the partial differential equations. The worst case complexity for the former is 2 ( ) O n and the average is lo ) ( g , O n n n being the number of layout geometries. FLUENT [21] uses the finite volume method and its runtime varies between 1/ 40 th and 1/ 25 th of the time it takes to determine the percentage of the material in each thermal cell and the volumetric heat sources. Note that once the thermal analysis has been done, the layout statistics are generated, whose runtime is given in Section VI. They are integrated with the thermal profile of the chip. Figure 13 shows the results for our circuits incorporating their temperature profiles for a given signal activity level. Figure 13 . η for each layer and η for the chip for the circuits using the E Model and temperature profiles.
2) Results
The trend among the models and the circuits remains the same after integrating the temperature profiles. Only the magnitudes of the characteristic lifetimes change. Figure 14 shows lifetimes with and without temperature profiles for the circuits for both the E model and the E model. Figure 15 shows the characteristic lifetime for all layers of f1_M5 for both the E model and the E model, with and without the thermal map.
D. Temperature Map
Integrating the temperature profile in our methodology takes into account the variation in characteristic lifetime caused by the variation in on-chip temperature. However, for large layouts the best-case complexity for generating the thermal map is greater than the worst-case complexity for generating the layout statistics. Moreover, different input vectors will affect the thermal map differently, thus requiring exhaustive thermal profiling, unless there are formal methods to generate thermal profiles. Hence the efficacy of including thermal maps ultimately depends on the intended use of the simulator. If the simulator is being used for accurate reliability estimates, then thermal maps must be integrated. The same will be the case if the intention is to observe the effect of a particular class of input signals. However, if the intended use for the designer is to get some quick reliability numbers, then results without thermal maps can give somewhat of an accurate guess at best, or describe the range of lifetimes at worst.
VIII. CONCLUSION
A methodology was proposed to assess backend TDDB chip reliability. The methodology has been developed in a way that other failure mechanisms can be integrated into it. Results from the simulator, built upon our methodology, showed the feasibility of our approach. In doing so, we also analyzed the effect of layout on backend TDDB reliability. We showed the absence of any correlation between timing performance and reliability. We also showed that greater wire coverage will result in smaller lifetimes, as expected. We demonstrated that the narrowest linespace group may not impact the chip lifetime critically. Instead, it is the linespace group with the highest coverage that is most instrumental in determining lifetime. We demonstrated that integrating temperature maps result in lower, though accurate, TF estimates. This study is a step towards our eventual goal of developing a tool to help designers build in reliability not just for backend low-k dielectric failures, but also for other failure mechanisms.
Our methodology does not assume the design to be "as drawn" or that the failures are being caused by the layout features. Of course, if such were the case, then we would not have been using an extreme value distribution. We assume that the layout is manufactured from the geometries in our test structures and modeling takes into account the invariance of Weibull statistics to area scaling, thus justifying extrapolations. It is assumed that any failure causing mechanisms that manifest themselves in test structures are reflected in the characteristic lifetimes used in the methodology.
